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ABSTRACT A sampled data feedback controller includes 
means for deriving a plurality of error signals within a single 
control formulation time interval. The error signals are 
derived by comparing the response of a plant with a reference 
input, constant over the interval, in a servo subtraction node. 
Each of the sampled errors is applied to an accumulator with a 
weighting factor, having a value selected on a predetermined 
basis, determined by the plant characteristics, to provide finite 
plant settling time. At the end of each control formulation in- 
terval the previous output of the accumulator is fed back to 
the accumulator, through a weighting factor network. The 
output of the accumulator at the end of each formulation in- 
terval is applied as a control input to the plant. In a specifically 
disclosed embodiment, the plant is a spin stabilized, attitude 
controlled satellite. 
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SAMPLED DATA CONTROLLER 
ORIGIN OF INVENTION 
The invention described herein was made by an employce 
of the United States Government and may be manufactured 
and used by or for the Government for governmental purposes 
without the payment of any royalties thereon or therefor. 
INTRODUCTION 
The present invention relates generally to sampled data 
feedback controllers and, more particularly to a controller 
wherein a control signal is derived in response to a plurality of 
sampled error values and the value of a previously derived 
control signal. 
Presently known sampled data controllers generally include 
means for deriving a control signal that is updated at intervals 
equal to or smaller than the time between derivation of error 
samples. In other words, prior art sampled data controllers 
normally include means for sampling a reference signal and an 
output signal of a plant being controlled at the same rate as 
input signals are applied to the plant; in the alternative, con- 
trol signals are applied to the plant at a rate greater than the 
sampling rate of an error signal responsive to a reference input 
and a plant output response. Because of this factor, prior art 
sampled data controllers generally employ a plurality of 
memory elements for storing a multiplicity of past sampled er- 
rors that are utilized to derive a control signal for the plant. 
Because a plurality of memory elements are generally utilized 
with prior art sampled data controllers, such controllers 
usually have relatively complex hardware implementation. 
In accordance with the present invention, a sampled data 
controller is provided wherein an error signal is sampled a plu- 
rality of times within a single control formulation interval to 
derive a single control signal. The control signal during any 
control period is derived by integrating or accumulating 
values proportional to error signals sampled during the control 
period and the previous control signal. The error and previous 
control signals are modified by suitable weighting factors 
determined by a plant being controlled, with the weighting 
factors for different samples being variable as a function of the 
sample number within the control period. Preferably, the 
weighting factors are selected to provide finite settling time 
for the plant response to a disturbance in the plant dynamic 
state and to minimize input noise transmission. Finite settling 
time for a plant response means that a plant, even one having 
time lead and lag characteristics, can be brought to an 
equilibrium point after being disturbed from an initial condi- 
tion within a finite, rather than infinite, time interval. 
It is characteristic of systems properly designed in ac- 
cordance with the present invention that the transient 
response, governed by the finite settling time, is independent 
of the amount of noise filtering imposed on the system by the 
controller. Hence, a plant driven by a controller in accordance 
with the present invention can be driven to an output value 
within a predetermined plurality of control intervals indepen- 
dently of the filtering time necessary to remove noise. This 
feature is in contrast with most prior art systems wherein fil- 
tering time and transient response time are interrelated with 
each other so that a fast transient response is usually ?s- 
sociated with poor noise filtering response and vice versa. 
Controllers utilizing the principles of the present invention 
can be provided with a fast transient response and adverse ef- 
fects of noise can be filtered or minimized by judicious selec- 
tion of the weighting coefficients. A further advantage of the 
present invention is that the complexity and amount of hard- 
ware utilized can be reduced relative to prior art sample data 
controllers since only a single memory element need be util- 
ized for deriving each controller output signal. 
In accordance with one specifically disclosed embodiment 
of the invention, the principles thereof are applied to an at- 
titude controller for a spin s tabi l id  cartwheel satellite, that 
is, a satellite having its spin axis maintained normal to the 
satellite orbital plane. Pulses derived in response to an angu- 
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larly scanning optical pickup on the satellite derive signals in- 
dicative of the satellite attitude. These variable position 
signals are compared with a reference pulse train to derive 
variable pulse width or duration error signals. The error 
signals are weighted as a function of time position within a 
control formulation interval. The weighted signals are stored 
in an accumulator register which drives a digital-to-analog 
converter upon the completion of each control formulation in- 
terval. The digital-to-analog converter output is applied as the 
control input to a magnetic torquer for the satellite attitude 
control. For this particular application, it has been found that 
by utilizing four error samples within each control signal inter- 
val nearly minimum noise sensitivity and finite settling time of 
two control signal intervals can be attained with a relatively 
simple digital implementation. 
It is, accordingly, an object of the present invention to pro- 
vide a new and improved sampled data feedback controller. 
Another object of the present invention is to provide a new 
and improved sampled data feedback controller wherein noise 
filtering is independent of transient response. 
An additional object of the present invention is to provide a 
new and improved sampled data feedback controller utilizing 
relatively simple digital hardware. 
Another object of the invention is to provide a new and im- 
proved sampled data feedback controller wherein an error 
signal is sampled a plurality of times during each formulation 
of a control signal. 
Still another object of the present invention is to provide a 
sampled data feedback controller wherein weighted coeffi- 
cients for sampled errors and a controller feedback input are 
selected in a predetermined manner, dependent upon charac- 
teristics of a plant being controlled, to enable finite settling 
time and a high degree of noise filtering to be obtained. 
Still another object of the present invention is to provide a 
new and improved system for controlling the attitude of a 
satellite in orbit. 
Still a further object of the invention is to provide a new and 
improved system for controlling the attitude of a cartwheel 
satellite wherein the satellite has a finite settling time and 
system noise has virtually a minimum effect. 
The above and still further objects, features and advantages 
of the present invention will become apparent upon con- 
sideration of the following detailed description of one specific 
embodiment thereof, especially when taken in conjunction 
with the accompanying drawings, wherein: 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram illustrating the principles of the 
present invention in broad terms; 
FIG. 2 is a perspective view of a cartwheel satellite stabil- 
ized in accordance with the principles of the present inven- 
tion; 
FIG. 3 is a circuit diagram for the error network in the 
digital controller of the system of FIG. 2; 
FIG. 4 are waveforms utilized to describe the operation of 
the system of FIG. 3; 
FIG. 5 is a circuit, block diagram of a sequence controller 
for the controller of FIG. 2; and 
FIG. 6 is a circuit, block diagram of an accumulator and 
weigvting factor network for the FIG. 2 controller. 
DETAILED DESCRIFTION OF THE DRAWINGS 
Reference is now made to the block diagram of FIG. 1 
wherein a plant 11 to be controlled is responsive to a con- 
troller 12 and a reference input signal on line 13. Plant 11 in- 
cludes means for deriving an output signal, C, on line 14 in- 
dicative of a characteristic thereof, such as position. The input 
versus output response of plant 11 is  such that the plant can be 
represented by a set of linear differential equations having 
real, but not necessarily finite, eigenvalues so that certain at- 
tenuation or weighting factors within controller 12 can be 
selected to enable the plant to have a finite settling time and 
maximum noise filtering, i.e., minimum noise sensitivity. 
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The response, C, of plant 11 is derived on line 14 and com- 
pared with a reference input signal, R. on line 13 in subtrac- 
tion node 15 which derives an error signal, E, indicative of the 
difference between the inputs thereof (R-C). The error signal 
derived from node 15 is applied to the input of controller 12 
which is also responsive to the input signal, U, for plant 11. 
The input signal to plant 11 is derived by periodically feeding 
the output of controller 12 to sample and hold network 16, 
which maintains the value of U constafit over an entire con- 
trol-signal formulation interval of controller 12. The output of 
sample and hold network 16 is applied in parallel to plant 11 
and to an input terminal of controller 12. 
The error signals derived from node 15 are applied in 
sequence during a control-signal formulation interval to 
weighting factor networks 17,, 17~..17,,,, and 17., which feed 
summing node 18. Each of weighting networks 17,-17, is 
responsive to the error output signal of difference node 15 
once during each control signal interval in response to 
switches 191-19. being closed and opened in sequence, at 
times tO+tl, to+t* ...tn+nll, to+t,, respectively, where to is time 
at the beginning of control formulation interval. Each of 
switches 19,-19, is closed at a different instant of time and 
for a relatively short portion of each control formulation inter- 
val of controller 12. Thereby, during each control formulation 
interval, having a 2T-second period, there are applied to 
summing node 15, n sampled error signals occurring at times 
1 2  n-1 
n n  n -2T, -2T, .  . . -2T, 2T, 
respectively having values of B,E, B2E ... ... Bnl1E, B,E, where 
B,, &...Bntl and B, are the coefficients of networks 17,, 
172...17n, and 17,, respectively. 
Prior to any of switches 19,-19, being closed at time 
the output of sample and hold network 16 is fed to a dif- 
ference input terminal of summing network 18 in response to 
switch 21 being closed and then opened. The output of sample 
and hold network 16, indicative of a control input to plant 11, 
is modified by a weighting factor Bo in network 22 so that the 
difference input to linear combining node 18 is representative 
of BoU. Hence, in response to the signals applied to node 18, 
the node derives during each control-signal formulation inter- 
val of controller 12 a sequential series of sampled signals, each 
having a value commensurate with the outputs of weighting 
factor networks 17,--17, and 22. The signal derived from 
summing node 18 during the first sampling period is represen- 
tative of the previous input control to plant 11 and has a value 
-&U. Immediately after the -B,U sample has been derived 
from summing node 18, the first error sample is derived from 
derived from the output of summing node 18, sw&h i9, is 
opened and switch 19, is closed to feed a signal commensurate 
with B2E through the summing node. In the foregoing manner, 
there are derived from summing node 18 a plurality of sam- 
pled errors and the previous sampled control value during 
each control-signal formulation interval of controller 12. 
The sampled outputs of summing node 18 are applied 'to 
serial accumulator 23 which functions effectively as a finite 
time integrator. Accumulator 23 is preferably a digital register 
having the count thereof modified in accordance with the am- 
plitude and polarity of each sample derived from summing 
node 18 during a control signal interval. At the beginning of 
each control formulation interval, the count stored in serial 
accumulator 23 is zero; at the end of each sampling interval 
the count in the serial accumulator is indicative of each of the 
sampled errors, as modified by the weighting factors B1-B,, 
subtracted from the previous input control to plant 11, as 
modified by the weighting factor of network 22. Mathemati- 
cally, the output of serial accumulator 23 at the end of a con- 
trol signal interval of 2T can thereby be represented as: 
the summingnode as B,+B,a(R-C). Aftkr the B,E signal is 
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U , ~ B o U ~ - B  1Ei-BZE.p .-Bw *En, 1-B "E, ( 1 ) , 
where: 
U, is the output of the serial accumulator at the end of the 
previous control-signal formulation interval. 
The signal stored in serial accumulator 23 at the end of each 
control signal interval is applied through switch 24, at time to+ 
2T (where 2T is the length of each control formulation inter- 
val) to sample and hold network 16 which immediately 
changes value in accordance therewith. After sample and hold 
network 16 has responded to the output of serial accumulator 
23, switch 24 is opened and the serial accumulator is cleared 
to zero. A new Sampling interval then commences with the 
closing of switch 21 to gate the new value of U in sample and 
l5  hold network 16 through attenuating network 22 and 
summing node 18 into serial accumulator 23. During the new 
control formulation interval the operation of controller 12 
continues in the manner described to feed sampled signals into 
2o serial accumulator 23 and drive plant 11 periodically with 
control signals derived from sample and hold network 16. In 
response to variations in the output of sample and hold net- 
work 16, at the end of each control signal interval, plant 11 is 
driven in a predictable manner, governed by its characteristic 
A specific application of the principles of the present inven- 
tion is provided with a system of the type illustrated by FIG. 2 
wherein a cartwheel satellite 31 is illustrated as being in earth 
orbit, traveling about the earth in a circular orbit ,and the 
30 direction indicated by arrow 32. Stabilization of satellite 31 is 
provided by spinning the satellite about axis 33, which is main- 
tained normal to the orbital plane of the satellite. Carried on 
satellite 31 and rotating therewith about axis 33 are camera 34 
and horizon photocell detector 35 which derives a positive 
35 going leading edge each time the spinning satellite passes the 
sky-earth horizon, i.e., once for each rotation of satellite 31 
about axis 33 at the time when a sky to earth transition is 
sensed. To enable a relatively large area on earth to be viewed 
4o by camera 34, the camera is driven at a constant velocity 
about axis 37, perpendicular to the satellite spin axis 33, by a 
synchronous motor (not shown). While camera 34 is driven 
through complete 360" scans about axis 37 the viewing angle 
of camera 34 is limited by the length of viewing slot 38 on 
Desirably, the rotation of camera 34 about axis 37, the rota- 
tion of satellite 31 about axis 33 and the movement of the 
satellite along the path indicated by line 32 are such that the 
camera field of view for a pair of successive satellite rotations 
50 is defined by the two adjacent, generally parallel and nonover- 
25 differential equations. 
45 satellite 31. 
lapping line scan tracks 39. This resilt is attained by con- 
trolling the attitude of satellite 31 relative to spin axis 33 with 
a magnetic torquer 41 responsive to controller 42, con- 
structed in accordance with the teachings of the present in- 
vention. Controller 42 is responsive to a reference frequency 
derived from an oscillator driving the synchronous motor for 
scanning camera 34, as well as indicative of the angular posi- 
tion of a signal of satellite 31 relative to the earth's horizon, 
derived by photodetector 34. Hence, the reference signal, R, 
of FIG. 1 is derived from the drive circuitry for camera 34 and 
the plant 11 output, C, is obtained from photocell 35. Con- 
troller 42 responds to the reference drive circuit for camera 
34 and the variable output of photocell 35, to drive torquer 41 
to phase lock the spin of satellite 31 to the rotation of camera 
34 about axis 37 and enable the camera to scan paths in- 
dicated by tracks 39. 
For a system of the type illustrated by FIG. 2, the response 
of satellite 31, in its direction of rotation about axis 32 due to 
forces applied by torquer 41 can be represented as a double 
integration function, having a response proportional to l/s, 
where s is the Laplace operator. The gain of the plant, includ- 
ing proportionality constants introduced by sample and hold 
network 16, the response of torquer 41 and the movement of 
satellite 31 in response to forces developed by the torquer is 
@ 
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represented as the constant K. Hence, the response of the en- For certain control functions it is necessary to indicate 
tire plant can be accurately represented as K / J ,  if it is as- when an error cycle has been completed. Such an indication is 
sumed that the sample and hold network attenuation factor is derived by sensing the leading, positive going transition of a 
a part of the plant. It will be shown infra that the satellite plant wave train generated in accordance with the logical operation 
of FIG. 2 can be stabilized in three control-signal formulation 5 €.E. For negative and positive errors, therefore, the comple- 
intervals, each having a 2T-second length, with very low noise tion of an error cycle is indicated by waveforms 58 and 59, 
sensitivity by utilizing four error sampling periods in each in- respectively. In response to the positive transitions of 
terval, selecting waveform 58 or 59, the system is advised that an error sample 
has been completed and can be processed. 
K=($)' Exemplary circuitry for deriving the pulse width modulated error indicating signals of FIG. 4 is illustrated by FIG. 3. In 
and picking the weighting coefficients in accordance with normal operation, a single sampling period occurs during each 
ratios related to: rotation of satellite 31 so that the satellite rotation rate equals 
a reference frequency derived from oscillator 64 which drives 
15 synchronous motor 62. Motor 62 turns camera 34 about axis 
37 with the same frequency as is derived by oscillator 64 and 
detector 35, e.g. 30 r,p,m. T~ derive width position 
indicating waveform 53, there is provided shaper 61, respon- 
sive to the going leading edge output of detector 35 
which is driven by osci~~ator 64. Shaper 61, which may be a 
flip-flop, is activated to derive a binary one output in response 
to the trailing, positive going edge of waveform 51 fed thereto 
by shaper 65. The output of shaper 61 is maintained at the bi- 
Val, the oscillator for driving synchronous motor 34 derives 25 nary one state until a positive transition is fed to the shaper by 
wave trains 51 and 52, FIG. 4. Wave train 51 includes a short detector 35. In response to the output of detector the shaper 
duration pulse having a leading edge coincident with the 61 output returns to the binary zero level until the next sam- 
beginning of each sample time and a trailing edge, to which pling period commences, i.e., in response to a positive going 
other circuits in the system are responsive, that occurs almost transition in the output of shaper 65. 
immediately after the leading edge. In contrast, wave train 52 30 To derive the error signal waveforms 56 and 57, the varia- 
is in the form of a square wave, having equal half-cycles during ble, pulse duration modulated waveform 53 generated by 
each of the sample times between adjacent pulses in wave shaper 61 is combined with the oscillator 64 reference 
train 51. The leading, positive going edge of wave train 52 is waveform 52 in a network including AND gates 67 and 68. 
synchronized with the leading edge of the short duration pul- AND gate 47 is directly responsive to the variable duration 
ses of wave train 51 while the leading edge of the negative por- 35 waveform 53 and reference waveform 52, while AND gate 68 
tion of wave train 52 occurs exactly in the middle of each sam- is responsive to inverted replicas of these waveforms as 
ple period. derived by inverters 69 and 70. Gate 67 thereby derives a bi- 
The output of horizon detector 35 is a rectangular pulse nary output commensurate with C.R while the output of AND 
width modulated waveform having a leading, positive going gate 68 is represented as c.R, and has a leading edge indicat- 
edge coincident with the leading edge of reference waveform 40 ing that an error cycle has been completed. The outputs Of 
52. The trailing edge of the pulse width modulated waveform gates 67 and 68 are  versed in Phase bY inverters 72 and% 
is indicative of the horizon location and variable a b u t  the respectively, which derive Outputs Commensurate With C.R 
reference, midpoint of waveform 52. As the position of the and c+R. The outputs of inverters 72 and 73 are combined 
horizon varies, as sensed by detector 35, the detector derives with Waveform 517 as &rived by ShaPer 65 which is driven by 
variable position pulses to produce variable duration rectan- 45 oscillator 64, in AND gates 74 and 75. AND gate 74 feeds the 
gular waves within each of the n sampling periods of each con- set input of flip-flop 76, while the reset input of flip-flop 74 is a 
trol formulation interval. For a time lag between the output of phase inverted rep1ica Of the Output Of AND gate 759 as 
tive error, the trailing edge of the variable duration pulse oc- and reset inputs thereof to derive one of the variable duration, 
curs before the midpoint of waveform 52, as indicated by 50 pulse width modulated error waveforms 56 and 57, FIG. 4, de- 
waveform 53; in contrast, for the horizon sensor being posi- pendingupon the error polarity. 
The pulse width modulated waveform derived from flip-flop 
reference position, is combined with the output of shaper 61 positive error, the trailing edge of the variable pulse rectangu- 
as indicated by waveform 54. For a zero phase error between error to be indicated. gate 77 derives a binary output 
the reference derived from 34 and horizon signal that feeds the set input of flip-flop 78, the reset input of 
60 thereof, flip-flop 78 is set to a state indicative of the sign of the waveform 52. 
The controller 42 includes circuitry, described infra, for with the completion of an error 
combining reference wave form 52 with the variable duration cycle within each sampling If the has a positive 
horizon indicating signals generated by detector 35 to derive value, indicated by a negative transition in the output of flip- 
variable duration error signals which invariably have a transi- flop 76 after the center of reference waveform 52, flipflop 78 
tion coincident with the reference point of waveform 52. For a 65 is set to a binary one state during the interval bemeen the 
negative error, the variable duration error indicating signal completion of the error cycle and the beginning of the next 
coincident with the center transition of reference wave 52, the next sampling period are respectively indicated by the 
and a positive going transition coincident with the trailing leading edge of waveform 59, as derived from AND gate 68, 
edge of waveform 53. For a leading positional error between 70 and the trailing edge of the pulses in wave train 51. If the error 
the horizon Sensor and the reference drive for camera 34, the is negative, flip-flop 78 is set to a zero state in response to the 
error signal is indicated by waveform 57, having a leading trailing edge of waveform 53 occurring before the negative 
edge coincident with the midpoint transition of waveform 52 transition of waveform 52. The flip-flop 78 remains in the bi- 
and a trailing edge coincident with the trailing edge of nary zero state until the beginning of the next sampling period, 
waveform 54. 
10 
Be%; B,=-B~j;cl; B?2; B4=3. 
Controller 42, in essence, includes a system for deriving 
pulse width modulated signals to indicate the position error 
between the reference and control signals derived from the 
terval, four pulse width modulated error signals are derived in 
sequence and weighted in accordance with the proportionality 
constants, B,-B,. 
During each sample period Of the control formulation inter- 
drive for camera 34 and photmell 35. During each control in- 20 and the trailing edge of waveform 51 derived from shaper 65, 
detector 35 and the reference drive for camera 34, i.e., a nega- derived from inverter 77.1' 76 responds to the set 
ahead Of the reference wave driving 347 i'e'9 a 76, indicative ofthe positional of satellite 31 relative to a 
lar wave is subsequent to the reference point Of waveform 52, 55 and inverter 70 in AND gate 77 to enable the polarity of the 
sensing photodetector 35, the photodetector derives an Output 
signal of identical shape and time position as reference 
which is responsive to an inverted replica of the output of 
shaper 76, as derived by inverter 79. In response to the inputs 
at a time 
4 has a negative going transition, as illustrated by waveform 56, sampling period. The emor cycle completion and beginning of 
75 indicated by the trailing edge of each pulse in wave train 51. 
7 
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To reset flip-flop 78 to a zero state at the beginning of each verter 110 is a binary one signal, an indication is provided that 
sampling period, the output of shaper 76 is inverted by in- the polarity of the control signal change is positive, while a bi- 
verter 79 and applied to the flip-flop reset input. TO enable nary zero level output of the inverter indicates a negative 
positive voltages indicative of the positive and negative polari- change in the control signal. The error signal sign or polarity 
ties of the error signal to be derived, the output of flip-flop 78 5 indicating signal feeding gates 101-104 is interrelated with 
is fed through inverter 81. Thereby, if the output of flip-flop the signals derived from the stages A-D of shift register 91 in 
78 is a binary one at the end of each sampling period, an indi- accordance with the polarity of the B, ... B., weighting factors. 
cation is provided of a positive error signal, while a binary one Hence, for the B, and B2 positive weighting factors, the error 
derived from inverter 81 at the end Of each sampling interval signal polarity indicating signal is applied directly to AND 
indicates a negative error signal. l o  gates 101 and 102, while for the negative B, and B4 weighting 
The Circuitry Of FIG. 3 performs the function Of summing factors, an inverted replica of the error signal polarity indicat- 
node 15, FIG. 1, since the FIG. 3 circuit derives output signals ing signal is applied to AND gates 103 and 104. 
indicative of the error between a reference input phase of TO reset flip-flop 91 after a control interval has been 
oscillator 64 and the variable position indicating output of de- completed, as indicated by the shift register D stage switching 
teCtOr 35. The variable duration error indicating output I s  from an activated to a deactivated state, the D state output is 
signals of FIG. 3 are processed in the circuitry of FIGS. 5 and coupled through inverter 112 to differentiator 113. Dif- 
6 which perfom the fUnCtions of switches 191,19m weighting ferentiator 113 responds to the output of inverter 112 to 
coefficients B, ... Bn, summing node 18, serial accumulator 23 derive a binary one output for a predetermined time interval 
and the remainder of the drive circuitry for plant 11. Broadly, 2o after the trailing edge of the D stage of the shift register has 
the circuitry Of FIGS. 5 and 6 resIJ'Jnds to the variable dura- been completed. The output of differentiator 113 is coupled 
tion, Pulse width ndulated error signals generated by the cir- to the reset input of shift register 91. Thereby, shift register 91 
cuit of FIG. 3 on a time division multiplex basis. Each sampled is reset to the A stage after the D stage thereof has been deac- 
error signal is multiplied in a single multiplication network by tivated. Differentiator $13 also drives a load input of 
a predetermined weighting factor, depending upon the  me a digital-to-analog converter, described infra in conjunction 
rnuttiplication network feeds a counter which functions as the sive to a new input signal simu~taneously with shift re@ster 91 
serial accumulator, which drives a digital-to-analog converter, having its A stage activated. 
. 
period number within the control signal interval. The single 25 with FIG. 6. Thereby the digital-to-analog converter is respon- 
functions as a 
amp1itude 
and hold network and controls the To control the rate at which error signals are supplied from 
30 the circuit of FIG. 3 to &e circuit of FIG. 6,  as well as the gain 
provided. Flip-flop 131 is of the master-slave or J-K t y p ,  
minal only in response to a trigger signal being developed. The 
is an integer greater than One. When, 35 output terminal signals are maintained until the next trigger 
to ma@etic torquer 411 2. 
The circuitry Of and functions in of circuitry controlling magnetic torquer 41, flip-flop 131 is 
to an output ter- 
Inode'. In the first mode, when steady state Operation Of the 
the pition' are Only Once every mth e*or 
-PIi% cyc1e, where 
satellite attitude cannot be presumed but is transient in nature, whereby set and reset signals are 
however, the system is operating in a steady state mode, each 
error cycle is sampled during the formulation of each control signal is fed to the flip-flop. Flip-flop 131 is responsive to a binary signal On The difference in the rate is provided to ens- 
number Of stages to be 
during large transient O F r a -  
132, indicative of the desired rate at which error samples are ble a register having a to be taken. The binary signal on lead 132 is derived at will, or 
utilized without reaching saturation, as would occur if dl of 40 can be derived automdtica~ly in response to system variables, 
the error were so that with the system operating in a steady state condition, tion. With the system in a steady state condition, the system 
the value used with it operating in a transient state. 
the sequencer of FIG. 5 includes a 4-bit shift register 91, with 
one stage of the shift register being provided for each of the 
sampling within a control-signal formulation 
At the end of each of the four sampling periods, within a con- 
trol formulation interval, shift register 91 is supplied with a 50 verted rep1ica Of the 
having a leading edge occurring upon the completion of an 
counter 94 to the set input of flip-flop 93. Thereby, flip-flop 55 Put of AND gate 134 is an exact replica of the error indicating 
93 is reset once every m error cycles of the nG. 3 circuitry. Slgn' derived from flip-flop 76 whenever flipflop 131 is ac- 
ne output offlip-flop 93 is fed through inverters 95 tivated to the set state. flip-flop 131 is triggered into the set 
and 96 to differentiator 97 which feeds a shift input into re- state at the end of each sampling period defined by shift re- 
gister 91 in response to each positive @-ition of flip-flop 93 gister 91, in response to the trailing edge of the shift register D 
from the reset to the set state. 60 state output, as coupled through inverter 112 and differentia- 
As shift register 91 is stepped between its various stages, a tor 13. 
binary one output is derived from the activated stage. The out- With flipflop 131 in a binary zero state, only One out Of 
put of each of the four shift register stages, A-D, is applied to every m error samples is coupled through AND gate 134. This 
the input of a different one of AND gates 101-104. AND ~ ~ u r s  because AND gate 134 is responsive to the output Of 
gates 101-104 are also responsive to a signal indicative of the 65 AND gate 136, having an input fed by hverter 95, as Well as 
sign or polarity of the error sign', derived from flip-flop 78, inverter 135. With a binary zero state derived from flip-flop 
FIG. 3. Gates 101 and 102 are responsive to the sign or polari- 131, a binary one can be derived from inverter 137 only in 
ty indication of the error signal directly, while gates 103 and response to flipflop 93 being in a binary one state. The binary 
104 are responsive to an inverted replica of the error signal one state is derived from flip-flop 93, however, at a frequency 
polarity, as coupled through inverter 81. Each of AND gates 70 of I/m of the sampling rate for the error signal because of 
101-104 drives a separate inverter 105-108, the outputs of counter 94. 
which are combined in AND gate 109. AND gate 109 derives As the error sampling rate changes, it is also necessary to 
a binary signal indicative of the polarity of the change in the change the gain for the drive circuit of the satellite magnetic 
control signal being formed resulting from the sample being torquer 41. For a high sampling rate, the gain of the torquer 
processed that is applied to inverter 110. If the output of in- 75 drive circuit should be less than for a slow error sampling rate. 
every is taken; with the system operating in a 
ples is utilized. For the high sampling rate a binary one signal 
minal for the slower sampling rate. The binary signal coup,ed 
to terminal 132 is fed directly to the set input of flip-flop 131 
while the reset input of the flip-flop is responsive to an in- 
loop gain is kept constant by reducing the plant gain to 
Of transient mode, however, only one of every 
now the circuitry Of and '7 45 is coupled to terminal 132, while a binary is fed to the ter- 
at 132* as 
shift pulse. To this end, the output of AND gate 68, FIG. 3, 
error cycle, is fed through differentiator 92 to the reset input 
of flip-flop 93, and through divide by m frequency dividing 
through inverter 133. The Output Of flip-flop is fed to 
verter 137. AND gate 154 k responsive to the error k 
dicating output signal of flip-flop 76, FIG. 3. Thereby, the out- 
AND gate 134 through inverter 13'* AND gate 136 and in- 
3 3 7  8,957 
To synchronize the gain for the magnetic torquer 41 with the in AND GATE 181, having a further output which is normally 
sampling rate for the error signal derived by FIG. 3, J-K flip- maintained at a binary one state as seen infra. The output of 
flop 136 is provided. The set input of flip-flop 136 is directly AND gate 181, a signal having a number of pulses within each 
responsive to the output of flip-flop 131, while the reset input sampling period equal to the produce BE, is applied to the 
of flip-flop 136 is an inverted replica of the flip-flop 131 out- 5 input of 12-bit updown binary counter 152. 
put, as derived by inverter circuit 135. Flip-flop 136 is trig- Counter 152 includes four control input terminals for: 
gered In parallel with flip-flop 131, and thereby is responsive clearing the counter to a zero state; enabling the counter to be 
to negative going transitions derived from stage D of shift re- set; increasing the stored count in response to each output 
gister 91. The output of flip-flop 136 is coupled through in- pulse of AND gate 181; and reducing the stored count in 
verter 137 to terminal 138, which has an output correspond- l o  response to each output pulse of AND gate 181. The counter 
ing with the output of inverter 135, but delayed therefrom by 152 includes a control output terminal to indicate when it is in 
the time it takes shift register 91 to cycle through activations a zero state, as well as a control output terminal to indicate 
of stage D between adjacent control signal intervals. The delay when it has reached the maximum count which it is capable of 
interposed between the outputs of inverters 135 and 137 is in- storing, a counter saturation condition. 
troduced because the sampling error output of AND gate 134 Binary counter 152 is cleared to a zero state after each con- 
is not fed into magnetic torquer 41 by the circuitry of FIG. 6 trol signal interval has been completed. An indication of a 
until after the next complete activation cycle of shift register control signal interval having been completed is derived on 
91. lead 180 by digital-to-analog converter 182 after the con- 
Consideration is now given to the circuit diagram of FIG. 6. 2o verter has been driven with the nine least significant output 
In FIG. 6, the weighting coefficient networks 17,-17, of FIG. bits of counter 152. The load complete output signal of con- 
1 are replaced with three-stage preset counter 151, while 12- verter 182 is fed to terminal 183 and applied directly to the 
bit updown binary counter 152 performs the function of seri- clear input terminal of binary counter 152. The load complete 
al accumulator 23. Counter 152 responds to the variable dura- signal on terminal 183 is also applied through inverter 185 to 
tion error samples derived from the output of AND gate 134 25 differentiator 185, the output of which feeds the counter 152 
at a rate dependent upon the preset count stored in counter set input terminal. Differentiator 185 thereby feeds a constant 
151. To this end, the frequency division factor of counter 151 duration, positive pulse into the counter set input terminal 
on a constant or reference frequency fed thereto from pulse after the clear control voltage has been removed from counter 
oscillator 168 (typically having a frequency of 1200 Hz. for a 152 and the counter is in the cleared state. 
30 r.p.m. rotation rate of satellite 13) is determined by stages 30 Counter 152 is now in a zero state, whereby a binary one 
A-Dof shift register 91, FIG. 5. signal is derived therefrom on lead 186. The binary one signal 
Stages A-D of shift register 91 are interconnected with the on lead 186 is applied as an enable signal to the UP input ter- 
stages of counter 151 by logic network 153 to introduce the minal of up-down binary counter 152 via inverter 187, AND 
desired frequency division or weighting factors for the four gate 188 and inverter 189. Immediately after counter 152 is 
different sampling intervals within a complete control signal 35 activated to the UP count state, a clear input signal is supplied 
interval. For the first and third sampling periods the frequency to 8-bit buffer storage register 191 via inverter 192 and dif- 
division factors are both one-sixth, while for the second and ferentiator 193, with the inverter being driven in response to 
fourth periods, the factors are one-third and one-half, respec- the output of differentiator 185. 8-bit buffer storage register 
tively. This selection establishes the desired weighting factor 191 is selectively connected to the second through ninth 
proportionality factor ratios corresponding with 40 stages of counter 152 in response to the load digital-to-analog 
converter control signal occurring at the end of each control 
signal interval coupled to lead 194 from inverter 116, FIG. 5. 
To establish the desired frequency division factors for the Simultaneously with the contents of the second through 
different sampling periods, network 153 includes a direct con- ninth stages of counter 152 being gated into register 191, 
nection to the second stage of counter 151 from stage B of 45 digital-to-analog converter 182 is fed with nine bits from the 
shift register 91. This connection introduces a divide by three least nine significant stages (stages one to nine) of counter 
frequency division factor on the reference frequency signal 152 in response to the load digital-to-analog converter signal 
applied to the input of the counter for the second sampling on lead 194. Thereby, upon completion of a control signal in- 
period. Since the B, and Bz weighting factors are one-half that terval, converter 182 is fed with an indication of the control 
of the B, weighting factor, the frequency division introduced 50 signal value, U, and register 191 stores a binary signal which 
in response to shift register 91 being set to stages A and C is can be equated with U/2 after appropriate processing. It is 
six. To establish the divide by six factor, the A and C stage out- only necessary to feed the nine least significant bits of counter 
puts of register 91 are fed to inverter gates 154 and 155, 152 to register 191 and converter 182 because the value of U 
respectively. The outputs of gates 154 and 155 are applied to 55 af the end of a control signal interval never exceeds that mag- 
AND gates 157 and 158, which feed the first and third stages nitude, but it may be greater than than magnitude prior to 
of counter 151 through inverter 159 and 160, respectively. In completion of the interval necessitating the use of 12-bit 
response to the first and third stages of counter 151 being set, counter 152. 
the counter introduces a divide by six frequency division fac- The signal stored in register 191 is fed back to the least eight 
tor on the input signal thereof. To introduce a divide by two 60 significant bit stages of counter 152 after digital-to-analog 
frequency division factor on the input of counter 151, com- converter 182 derives its load complete signal to effectively 
mensurate with the B, weighting factor, the output of stage D shift its value to the right one place and cause a U/2 signal to 
of register 91 is coupled through inverter 156 to AND gate be derived. To this end, the stages of register 191 are selec- 
158, which drives the first stage of counter 151 through in- tively connected to the first eight stages of counter 152 to load 
verter 160. 65 these counters. Coupling between the output of register 191 
Counter 151 thereby generates a clock rate inversely pro- and the least eight significant bit stages of counter 152 is in 
portional to the B weighting factor of a particular sampling response to the output of differentiator 193, driven by inverter 
period. Because the clock rate derived by counter 151 during 192 which is in turn responsive to the output of differentiator 
any sampling period is inversely proportional to the weighting 185. Counter 152 is thereby set to a signal indicative of the 
factor for that interval and the error signal magnitude for the 70 control signal magnitude for the previous control signal inter- 
period is proportional to the width of a rectangular wave form, val divided by two prior to any error signals being fed thereto, 
multiplication of the eqor signal and weighting factor can be Le., prior to the initiation of the first sampling period during 
performed by performing a logic AND operation. To this end, the next control signal interval. 
the weighting factor indicating output of counter 151 is com- Once 12-bit up-down binary counter 152 has been loaded 
bined with the error indicating output of flip-flop 76, FIG. 3, 75 with the control signal derived from the previous control 
f 
IBil=IBs[=l, ISz l=Z,  IBil=3 
f ’  
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signal interval UJ2, the first sampling period of the next con- 
trol signal interval is initiated. It is to be recalled that during 
the first sampling interval, stage A of shift register 91 is ac- 
tivated, whereby the output of AND gate 109 is indicative of 
the polarity of the incremental change in the value of the con- 
trol signal due to the first sample. The output of gate I09 is fed 
to the UP and DOWN input control terminals of counter 1152 
via terminal 195 and logic network 196. 
It is broadly the function of logic network 1% to compare 
the sign or polarity of the incremental change in the value of 
the control signal, as fed to terminal 195, with the polarity of 
the value of U stored in counter 152 to derive up-down com- 
mand signals for the counter. To store values indicative of the 
sign of U, network 1% includes a pair of J-K flip-flops 197 
and 198 for deriving signals respectively indicative of the 
polarity of the value of U currently in counter 1152 and at the 
end of the previous control signal interval. Flip-flop 197 is 
triggered only in response to counter 152 going through a zero 
count at a time other than while the digital-to-analog load 
complete circuit is being derived by converter 182. To this 
end, the zero count indicating output lead 186 of counter 1152 
is coupled to the trigger input of flip-flop 197 via AND gate 
199, which is enabled in response to the output of AND gate 
181 only while an error signal is being coupled through AND 
gate 181. The output signal of AND gate 199 is fed through in- 
verter 201 to an input terminal of AND gate 282, the other 
input of which is enabled at all times except while a digital-to- 
analog load complete signal is being applied by differentiator 
113, FIG. 5, to terminal 183, by virtue of the connection of 
AND gate 202 to the output of inverter 1 
The output of AND gate 202 is fed through inverter 203 to 
the trigger input of flip-flop 197, having set and reset inputs 
respectively responsive to positive and negative polarity indi- 
cations of the change in the value of U, as coupled to terminal 
195. The signal coupled to terminal 195 is fed to the set input 
terminal of flip-flop 197 via inverter 2Q4 and AND gate 205, 
the other input of which is enabled at all times except while 
the digital-to-analog load complete signal is being coupled to 
terminal 183 by virtue of the connectio 
AND gate 205 to the output of inverter 
flip-flop 197 is responsive to negative 
the change in the value of U ( AU) for the sample being con- 
sidered by coupling the signal at terminal 195 through AND 
gate 207 and inverter 2 8 to the flip-flop reset input. AND 
gate 207 is enabled simultaneously with AND gate 205 
because of its connection to the output of inverter 184. 
Because flipflop 197 is triggered in respons 
polarity of the value of U stored in counter 
counter goes through a zero, it effectively stores the polarity 
of the value of U at the end of a comple 
signal of inverter 116, FIG. 5. To this end, the output signal of 
inverter BIQ is coupled via lead 194 to the trigger input of flip- 
flop 198, having set and reset inputs responsive to the output 
of flip-flop 197. The set input of flip-flop 198 is directly con- 
nected to the output of flip-flop 197, while the reset input of 
flip-flop 198 is responsive to an inverted replica of the flip-flop 
output, as coupled through inverter 209. 
The sign of AU for the currently processed sampling interval 
is combined with the sign of AU signal for the just previously 
handled sampling interval in a network of inverter and AND 
gates to drive the up-down control input terminals of counter 
152. To this end, the AU signal at terminal 195 is combined 
with the AU output of flip-flop 197 in AND gate 21 1, while in- 
verted replicas of the signals at terminal 195 and the output of 
flip-flop 197 are fed to AND gate 212 via inverters 213 and 
209, respectively. The outputs of AND gates 211 and 212 are 
fed through inverters 213 and 214, respectively, to inputs of 
AND gate 181, which drives the UP and DOWN input control 
terminals of counter 152, as described supra. 
To consider an exemplary case as to the manner by which 
counter 152 functions, assume that the polarity of the produce 
of the error weighting coefficient for the first sample is posi- 
tive and the value of U for the previously completed control 
signal interval is negative. For such a situation, counter 152 
should be activated to a countdown mode because of the op- 
5 posite polarities of the two signals consecutively applied 
thereto. To achieve this result, a binary one signal is applied to 
terminal 195 to enable AND gate 21 1 and disable AND gate 
212. While the binary one AU signal is fed from terminal 195 
to AND gate 21 I,  flip-flop 197 derives a binary zero output, to 
lo  indicate the minus value of U at the end of the previous con- 
trol signal interval. The binary one signal at terminal 195 and 
the binary zero output of flip-flop 197 result in a binary zero 
being derived from the output of AND gate 211. Since AND 
gate 212 is deriving a binary zero signal and inverter 187 is 
I 5  deriving a binary one signal while a binary zero is being 
derived from AND gate 21 1, a binary one output is generated 
by AND gate 188 to activate counter 152 to the countdown 
state. 
One further feature of the circuitry associated with counter 
2o 152 is that the count is maintained at the maximum level, once 
saturation has been reached until a countdown control signal 
is derived. To this end, the counter includes an output lead 
215 on which there is derived a binary one value as long as the 
25 counter has not reached maximum count. The signal on lead 
215 IS combined with the output of AND gate 188, as coupled 
through inverter 215, in AND gate 217. The output of AND 
gate 217 is fed through inverter 218 to an input of AND gate 
181. Thereby, inverter 218 derives a binary one signal to ena- 
30 ble AND gate 181 as long as countersaturation has not been 
reached. With countersaturation having been reached, a bi- 
nary zero if derived from the output of inverter 218 to decou- 
ple counter 152 from the error signals normally fed through 
the AND gate. Counter 152 remains decoupled from the error 
35 signals until a down count indicating signal is derived as a bi- 
nary one output of AND gate 1 8. In response to a down 
count command signal being supplied to counter 152, the 
counter will be removed from a saturated state and therefore 
error signals from gate 181 should be applied thereto. The 
40 connections between the output of AND gate 188 through in- 
verter 215, AND gate 217 and inverter 218 to the input of 
AND gate 181 provide this result. 
To control magnetic torquer 41 in response to the mag- 
nitude of the control signal periodically derived from counter 
45 1152, single quadrant digital-to-analog converter 182, which 
functions similarly to sample and hold network 16, is pro- 
vided. Converter 182 is loaded with the nine least significant 
bits of converter 152 at the end of each control signal interval 
in response to the load digital-to-analog converter signal 
50 derived by differentiator 113, FIG. 5. After the output of 
counter 152 has been loaded into converter 182 and the con- 
verter is deriving an output signal commensurate therewith, 
the converter generates a load complete signal on lead 180 to 
The analog output of converter 182 feeds coil 220 of mag- 
netic torquer 41 through network 221. Network 221 includes 
switches 222 and 223 responsive to the periodically changed 
output of digital-to-analog converter 182. Switches 222 and 
60 223 are responsive to the polarity of U indication derived from 
flip-flop 198 to control the polarity of the analog input to coil 
220 of magnetic torquer 41. In response to a positive indica- 
tion, stored in flip-flop 198, for the sign of U for the previously 
completed control signal interval being positive, switch 222 is 
65 closed to gate the output of converter 182 to a plus input ter- 
value for the sign of U, switch 222 is closed, while switch 223 
is opened in response to the output of inverter 225, which is 
driven by the flip-flop 198 output. The signal fed through 
70 switch 223 is coupled to a minus input terminal of difference 
network 224. 
Difference network 224 .hereby derives a constant am- 
plitude signal having a valuc of U over each control signal in- 
terval. The polarity of the signal generated by difference net- 
75 work 224 is appropriately controlled even though a single 
> 
55 initiate a new control signal interval. 
minal of difference network 224. In response to a negative Y 
3,578,95 7 
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quadrant digital-to-analog converter 182 is probided. The out- 
put of difference network 224 is fed to coil 225 of magnetic 
torquer 41 via power amplifier 226, having a voltage gain of 
one. The signal derived from power amplifier 226 is selective- 
ly attenuated by resistors 227 and 228 depending upon the 5 
gain of the system, as derived at terminal 138, FIG. 5. For a 
high gain, with the system operating in a transient condition, 
the output of amplifier 226 is coupled directly to coil 225 by 
shunting resistors 227 and 228. To this end, switches 229 and 
231 are connected in parallel with resistors 227 and 228, 
respectively. Switches 229 and 231 are driven in parallel with la32l la~zl la321 (9)  
Therefore, if the controller parameters (aal, arZ, as and G )  can 
be chosen so that A3 has all zero elements, then any initial 
state vector will be reduced to zero after these control-law up- 
dates. 
The parameters G and a32 are not independent, as can be 
Seen by lettinga360 and rewriting Equation ( 7 )  as: [':::I [i -; 0 2Gla321 lm/] [F]  - u2T = a p l  - 
B the high gain signal fed to terminal 138, whereby the switches 
are closed in response to the high gain signal having a binary Thus, without loss of generality a3, can be made equal to -1 
one value. For low gain, as desired in the steady state operat- 15 for unity feedback of the output 8, with G left as a free 
ing mode, a binary zero is fed to control input terminals of parameter. Now, using 
switches 229 and 231 through terminal 138 to insert resistors 
227 and 228 into the circuit. 
Consideration will now be given to the technique for deriv- 
ing the values Bo-B, for the system of FIG. 2, which can be 20 
dicated supra. Before considering the specific manner by 
which the coefficients Bo-B, are derived for a controller hav- 
consideration will be given to the technique for finding the 
coefficients Bo, B, and B, for a controller having only two sam- 
pling periods. 
If a control signal of constant value is applied to a plant 
described by double integration for a period of 2T seconds, 3o consider the system response to an initial output displacement 
the velocity and position of the plant 2T seconds after the con- 
trol signal was applied thereto can be represented as: 
W ~ T = W ~  + UJo2T Kdt 
e2T=eo+Jo2T (wo+ oOJot~d.>dt  
represented as a plant described by double integration, as in- 
ing four sampling periods within each control signal interval, 
A=[g,  -1 y %l a33 (10) 
and 
1 -2G ( 1 +a33 126 1-2G ( 3 + a33) 2G ( 1 +u33)a31- 2 - ( 1 +a331 (aai- 1 )2G+ ( a d 2  
(11) 
25 
which is 
[ :] [--PI=[ ( 1 -a31)2G- 1- (I +ada33 A3 1 =A2 
(2)  35 (12) 
( 3) 
A necessary condition for finite settling time response is that 
where: 
w ; ? ~  and e,, are respectively the velocity and position of the 
o,, and 8, are respectively the initial velocity and position of 
t = time; 
U =the value of the control signal; 
Un = the initial value of the control signal; 
T= a dummy integration variable; and 
K = system gain as defined supra. 
plant at the time being considered; 
the plant; 
Integrating, assuming constant values over the interval, mul- 
tiplying Equation (2)  by T, and simplifying yields: 
40 
45 
50 
AS[ !]==E] 
which yields the set of equations 
2+a,i=O 
2G=1/( 4 - t ~ ~ ~ )  (14) 
(1--%,)2G-l* 1+a,)a,, 
a3,=5 7 
a e 1 ,  (15)  
a..2 
that is satisfied by the state feedback coefficients 
and 
Tw;?FT~~+(~KW Un (4) *%I. 
When these values are substituted in Equations ( I O )  and ( 1 1 ), 
they become 82~2Two-t9,+(2KF)Un ( 5 ) .  L C  J J  
Letting G=Kt2 and adding the control law: 
- 5  - 1  - 2  
60 and where aZ1, aS2 and us are state feedback coefficients, then 
yields the closed-loop-system coefficient matrix defined as -3/2 -M -%-I 
T w n l  3 1  F:y]=E31 !32 [;']=Ah, I " I  
1 J (7)65  resuectivelv. 
Caiculating A3 shows that all the elements of A3 are zero; 
general second-order plant has been carried out and is re- 
70 ported in the PhD. thesis of James A. Gatlin, University of 
Maryland, College Park, Maryland, 1968. 
Control-law synthesis involves selecting the weighting fac- 
tors Bo, ..., Bn so as to make Equations ( I )  and (6) identical. 
Using plant model given by Equations (2) and (3) ,  the calcu- 
where A is the matrix defining the system response at the in- 
stant ofthe Equation (6)  therefore, Equation ( 13) is sufficient as well as necessary for finite settling time response. A similar development for a more 
B update to set Of 
tial conditions. The output state, 4 T  seconds, where 4 is an 
integer, after agiven set of initial conditions, is 
( 8 )  75 lated values of 81...,8n during a 2T-second interval are 
[ ':::%]= Afi?] 
3 3 7  8,957 
el =eo + 2 (+) ~w~ +; [ 2 (+) T I 2  K I T~ 
5 
e,-1=eo+2 (?)Two+: [2 (?)T]'K~'O 
1 e, =eo+ 2 T,,+, 12TI2KUo 
Multiplying by the appropriate weighting factors and adding 
yields the control-law matrix elements 
2 
-u31=-[nBn+(n-1)Bn-1+ n . . . +B1] 15 
- ~ x ~ B o + Y ~ G  
-a32Bn+Bn1l+...+B1 (191, 
with, by definition, 
G =KT2 (20)  (20)  20  
and 
2 
n2 (21) 
y3=-[n2B,+ (n- 1)2Bn-1+ . . . + ( 1)2B1] 
Thus, for a given n, Equation ( 19) can be solved for the 
weighting factors that produce the finite settling time matrix 
parameters. 
At least two samples must be taken; for n=2, G=%, Equa- 
25 
tions ( 19) become 30 
which has the inverse 35 
40 
to yield B&%, B,=-3 and B.& so that the resulting finite 
settling time control-law formulation is 
-u,&e+z 3 e 1 ~ u o  (24). 
The control-law variance factor, F, a measure of noise sen- 45 
sitivity, is defined as 
where a: is the variance of the control signal, U, and ue2 is 50 
the variance of the output samples. 
For the control formulation of Equation (24), 
F =(4)2( 3)&25 (26). 
When three or more samples are taken, Bo can be left as a 
free parameter and used to minimize F after the control law 
has been formulated. This involves replacing uXt in Equation 
55 
(19)  by 
60 
(27) 
as one of the FST matrix parameters; then, for three samples, 
F 3  3 
which has the inverse 
7 0  
The FST control-law formulation that results is 
-Uz~B,8,+B28,+B,8,+B,U, ( 3 0 ~  15  
with 
4B,=9( I - u ~ B , ) ,  
4B2-36( 1-2Bo), 
4 B p 3  1-36Bo; 
for which the control-law variance factor is 
16F=81( 14Bo)Y-1296( 1-2Bo)2t(31-36Bo)Z (31). 
Solving for the Bo giving minimum F yields 
+l62( 14Bo)+1296( 1-2Bo)+18(3 1-36Bo) (32), 
( B o ) , ~ 2 0 1 6 / 1 9 4 4 4 ) . 5 1 8 5  
which produces the weighting factors 
B,=-2.417, 
Bp3.083, 
and, for 3 samples, Fmin=15.5. 
It is interesting to compare these results with the weighting 
factors required for the finite settling time response when 
B d .  Equations (30) then yield 
B 4 . 3 3 3 ,  (33), 
B,=2.25, 
B p 7  .E, 
B?9 (34)  
and 
F=145; 
thus, memory of the previous control level is very effective in 
reducing the control-law variance factor and noise sensitivity. 
When four samples are taken, Equations ( 19) become 
-a3,% [ 4B,+3B3+2B2+Blal, 
-~pB4+B3+B2+Bl, (35)  
8 y ~ 1  6B4+9B3+4BZ+BI. 
One way to handle four samples and provide the easily imple- 
mented coefficients utilized in the system described in con- 
junction with FIGS. 2-6 is to use the constraint relationship 
B , s B ,  (36)  
so that Equations (35)  reduce to 
(37) 
which has an inverse and yields, as the required set of FST 
weighting factors, 
2 0 -1 -64-88Ba E:]=[-: -: -:] [ 8 ( 2 - $ , 1 [ : ~ ~ ~ j  
(38) 
Letting Bo=% yields the following FST control-law formula- 
tion: 
- u Z F 3 e 4 ~ e 3 - e 2 - , + ~ u o  (39)  
with 
F =(3 x2( 1 )"( 2 )4( 1 )"15. 
c 
The value of F is only 30 percent greater than the absolute 
minimum as derived in the previously mentioned Thesis so 
that the system of FIGS. 2-6 has relatively low noise sensitivi- 
ty and finite settling time within two 2T control signal formu- 
While there has been described and illustrated one specific 
embodiment of the invention, it will be clear that variations of 
the details of construction which are specifically illustrated 
and described may be made without departing from the true 
spirit and scope of the invention as defined in the appended 
claims. 
For example, the inventijn can be used to provide despin 
control of a dual spin satellite wherein a motor is used to coun- 
L 
lation intervals. b 
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terrotate a platform on a satellite but rotatable to it. In such an proportional to the control signal of the previous formulation 
example it is desired to maintain the position of the platform interval. 
aligned with the horizon as detected by a horizon sensor on 8. The system of claim 7 wherein said combining means in- 
the rotatable portion of the satellite. The output of.the sensor, cludes means for accumulating the sampled signals only over 
a pulse train similar to that of horizon detector 35, is com- 5 each control signal formulation interval. 
pared with a reference frequency in a network as illustrated 9. The system of claim 7 wherein said deriving means in- 
for the cartwheel satellite to control the platform to the cludes a single signal multiplying means responsive to the sam- 
aligned position. pled error signals for applying variable proportionality con- 
stants to different error samples, as a function of the error 
input vs. output response, said controller being responsive to a 10. A system for controlling in response to a reference wave 
reference input, comprising means responsive to the plant out- train having a reference frequency the position of a continu- 
put response and reference input for deriving an error signal, ously moving body having means for deriving a variable wave 
means responsive to the error signal for deriving a control train having variable phase and frequency as a function of the 
signal for the plant, said control signal being derived for a con- 15 body position and rate of movement comprising means for 
trol signal formulation interval, means for controlling the comparing the reference and variable wave trains to derive an 
plant in response to the control signal, said means for deriving error signal having a frequency equal to the reference 
including means for combining signals proportional to the frequency, means responsive to a plurality of cycles of the 
control signal of a previous formulation interval and signals error signal for formulating a single control signal magnitude 
proportional to the error signal magnitude at different times 20 for the position of the body, said last named means including: 
within interval for the control signal being formulated. means responsive to a previously formulated control signal 
2. The controller of claim 1 wherein said means for deriving magnitude, and means for introducing variable weighting fac- 
includes means for accumulating the signals proportional to tors on different cycles of the error signal as a function of 
the error signals only during the interval and the control signal cycle number within the control signal formulation interval; 
of the previously formulated control signal. 25 and means for controlling the position of the body in response 
3. The controller of claim 2 wherein said means for deriving to sequentially derived control signal magnitudes. 
includes means for introducing proportional factors on the 11. The system of claim 10 wherein: said error signal deriv- 
error signal magnitudes, said factors being a function of the ing means includes means for deriving means for deriving a 
occurrence time of the error signal within the formulation in- pulse width modulated wave for each of said cycles, said 
terval and the plant input versus output response to provide 30 means for introducing includes means for deriving a variable 
finite settling time of the plant. number of pulses during each of said cycles, said number 
4. The controller of claim 2 wherein said means for deriving being related to the weighting factor for each cycle, and said 
includes means for introducing n (where n is an integer equal means for deriving includes means for combining said variable 
to or greater than 2) proportionality factors on the error signal number of pulses with said pulse width modulated wave in ac- 
magnitudes, said factors being a function of the occurrence 35 cordance with the logical AND function. 
time of the error signal within the formulation interval and the 12. The system of claim 11 wherein said deriving means in- 
plant input versus output response to provide finite settling cludes up-down counter means for accumulating the output of 
time for the plant, at least two of said factors being different. said logical AND means only over each control signal formu- 
5. The controller of claim 1 wherein said means for deriving lation interval, and means for controlling the counter counting 
includes means for introducing proportional factors on the 40 direction in response to the polarity of the error signal. 
error signal magnitudes, said factors being a function of the 13. A system for controlling the position of a body on a con- 
occurrence time of the error signal within the formulation in- tinuously rotating satellite comprising a reference wave train 
terval and the plant input versus output response to provide source having a reference frequency, position sensing means 
finite settling time for the plant. for deriving a variable wave train having variable phase and 
6. The controller of claim I wherein said means for deriving 45 frequency as a function of the body position and rate of move- 
includes means for introducing n (where n is an integer equal ment, means for comparing the reference and variable wave 
to or greater than 2)  proportionality factors on the error signal trains to derive an error signal having a frequency equal to the 
magnitudes, said factors being a function of the occurrence reference frequency, means responsive to a plurality of cycles 
time of the error signal within the formulation interval and the of the error signal for formulating a single control signal mag- 
plant input versus output response to provide finite settling 50 nitude for the position of the body, said Last named means in- 
time for the plant, at least two of said factors being different. cluding: means responsive to a previously formulated control 
7. The system of claim 1 wherein said means for deriving in- signal magnitude, and means for introducing variable 
eludes n ~ a n S  for sampling the Signal a Plurality Of times weighting factors on different cycles of the error signal as a 
within each control signal formulation interval to derive the function of cy& number within the control signal formulation 
Signals PrOPOfliOnal to the m o r  signal magnitudes and for 55 interval; and means for controlling the position of the body in 
sampling the Previous contro1 signal magnitude Once during response to sequentially derived control signal magnitudes. 
each control signal formulation interval to derive the signal 
1 claim: 
I .  A sampled data controller for a plant having a known 10 sample occurrence time within the formulation interval. 
60 
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